Abstract -A delay and power model of a CMOS inverter driving a resistive-capacitive load is presented. The model is derived from Sakurai's alpha power law and exhibits good accuracy. The model can be used to design and analyze those inverters that drive a large RC load when considering both speed and power. Expressions are provided for estimating the propagation delay, transition time, and short circuit power dissipation for a CMOS inverter driving resistive-capacitive interconnect lines.
I. Introduction
As the size of CMOS integrated circuits continues to increase, interconnections have become increasingly significant. With a linear increase in length, interconnect delay increases quadratically due to a linear increase in both interconnect resistance and capacitance [ 11. Also, large interconnect loads not only affect performance but cause excess power to be dissipated. A large RC load degrades the waveform shape, dissipating excessive short circuit power in the following stages loading a CMOS logic gate.
Several methods have been introduced to reduce interconnect delay so that these impedances do not dominate the delay of a critical path [1] [2] [3] [4] . Furthermore, with the introduction of portable computers, power has become an increasingly important factor in the circuit design process. Thus, power consumption must be accurately estimated when considering techniques for improving the speed of long interconnections.
In this paper, an analytical expression for the transient response: of a CMOS inverter driving a lumped RC load is presented. The approach is different from Kayssi et al. [5] in that a lumped RC load is considered rathier than a lossless capacitive load. Furthermore, Sakurai's alpha power law [6] is used to describe the circuit operation of the CMOS transistors rather than the classical Shichman-Hodges model [7] . The alpha power law model considers short channel behavior, permitting increased accuracy and generality in the delay and power expressions. These expressions are used to estimate the propagation delay and the rise and fall times (or transition times) of a CMOS inverter. Since the output waveform is accurately calculated, the short circuit power dissipated by the following stage can ;also be estimated. Furthermore, due to its relative simplicity, this expression permits linear programming techniques to be used when optimizing the placement of buffers for both speed and power.
The paper is organized as follows: expressions for an inverter driving a lumped RC load are derived, and characteristic delay equations are presented and compared with SIPICE in Section 11. Error bounds are discussed in Section 111. In Section IV, the short circuit power dissipation of a CMOS inverter following a lumped RC loaid is introduced and compared with SPICE. Finally, some concluding remarks are offered in Section V.
General Solution
An analyticail expression describing the behavior of an inverter driving a lumped RC load (shown in Figure 1 ) based (on Sakurai's alpha power law model [6] is presented. The alpha power law model more accurately descmbes short-channel behavior, such as velocity saturation, while providing a tractable equa- tion. Specifically, the linear region of the ON transistor is used, since a large portion of the circuit operation occurs within this region under the assumption of a step input signal. When the input to the inverter is a unit step or fast ramp, V,,, is initially larger than VGS-VT for a shorter period of time than if the input to the inverter is a slow ramp. Therefore, the circuit operates in the linear region for a greater portion of the total transition time for a large RC load. If the input waveform increases more slowly or the load impedance is small, the inverter operates in the saturation region for a longer time before switching into the linear region.
Only the falling output (rising input) waveform is considered. The following analysis, however, is equally applicable to a rising output (falling input) waveform. The lumped load is modeled as a resistor in series with a capacitor. The current through the output load capacitance is the same magnitude and opposite sign as the N-channel drain current. The capacitive current is where C is the output capacitance, Vout is the voltage across that capacitance, ic is the current through the capacitor, and id is the drain current through the Nchannel device.
The N-channel linear drain current is given by
In the alpha power law model, Id, represents the drive current of the MOS device and is proportional to W L , vd, represents the drain-to-source voltage at which velocity saturation occurs with VGS = VDD and is a process dependent constant, and a models the process dependent degree to which the velocity saturation affects the drain-to-source current. a is within the range 1 I a I 2, where a = 1 corresponds to a device operating strongly under velocity saturation, while a = 2 represents a device where there is negligible velocity saturation. VDD is the supply voltage, and VT is the MOS threshold voltage (where VTN (VTP) is the N-channel (P-channel) threshold voltage). Assuming a unit step input is applied to the circuit shown in Figure 1 , V,,, can be derived from (2). The linear equation, rewritten in Laplace form, is
where U, * = -A
Vd0
Equation (3)
is the saturation conductance. yields
When K = 2, (4) closely approximates SPICE. This empirical value for K is stable for a wide range of RC loads and across several short-channel technologies.
Graphs of Vout versus time for several values of resistance and capacitance are shown in Figure 2 . The analytical expression shown in (4) closely approximates SPICE for most of the region of operation for a range of load impedances from 10 R to 1000 R and from 10 fF to 1 pF. The maximum error over this range, shown in Table I 
IV. Power Estimation
There are two primary contributions to the total power dissijJated by a CMOS inverter, dynamic CV ' f power dissipation and short-circuit power dissipation [8, 9] . The logic stage following a large RC load will dissipate significant amounts of short-circuit power due to the degraded waveform originating from the initial CMOS inverter. During the region where the input signal is between VTN and VDD+VTP, a DC current path exists between VDD and ground. This excess current is called short-circuit (or crossover) current [9] . Tlhe short-circuit power dissipation of the following stage for one transition (either rising or falling edge) can be approximated by
where f is the frequency of operation, tt is the transition time of the input waveform, and Ipeak is the maximum saturation current of the load transistor. Ipeak depends on both VGS and VDS, therefore it is both input waveform and load dependent. By inserting the transition time from (6) into (7), the short circuit power dissipation of a CMOS inverter following a lumped RC load over both the rising and falling transitions is
The short-circuit power for a wide variety of RC loads between the CMOS inverter stages derived from the analytical expression is compared to that of SPICE in Table 11 . For smaller loads, hence, faster transition times, there is neglible short circuit power since a direct path from the power supply to ground does not exist for any significant time. The short circuit power becomes non-neglible when larger interconnect loads between stages cause a transition time of significant magnitude, such as greater than .5 ns for a .8 pm CMOS inverter. At this borderline value, SPICE departs from the analytical value by a maximum of 42%.
As the RC load and transition time increase, the error decreases to less than 20%. With the longer transition times, the analytically derived short circuit power closely approximates the short circuit power dissipation derived from SPICE. Furthermore, the short circuit power becomes significant when the CMOS inverter is loaded by larger RC loads, creating long transition times. It is this condition that is of greatest interest when considering short circuit power in resistively loaded CMOS inverters.
V. Conclusions
A simple yet accurate expression for the output voltage of a CMOS inverter as a function of time driving a resistive-capacitive load is presented. With this expression, equations characterizing the propagation delay and transition time of a CMOS inverter driving an RC load are presented. Furthermore, since the output waveform of this circuit is accurately modeled, the short-circuit power dissipation of the following CMOS stage loading the interconnect line can be estimated within 42%, and typically under 20%
for highly resistive lines. Therefore, due to the simplicity and accuracy of these expressions, the delay and power characteristics of a CMOS inverter driving a high impedance RC interconnect line can be efficiently estimated.
